[Solved] Problems accessing parallel SRAM

U2, disconnect the 3 outputs QF, QG, QH, from ground, that can't be good for the chip.
U3, you have SERCLR tied to ground,that will keep any data from being shifted in, you will only put 0s out for data.

I think you're getting close!