ShiftPWM SPI Clock signal noise

16Ms/s is not enough to get a realistic picture of a 4MHz clock signal.

The lower part of the picture is very strange because the digital interpretation and the analog signal curve doesn't look synchronized. Is this offset normal for the USBee or are these different signals?