Hi Phil,
It could be that the DFLL is playing a role in keeping the 48MHz clock alive, after the reference crystal has been shorted.
Have you tried shorting the crystal while powering up the board, to see if the sketch still runs? This should prevent the DFLL locking on to the reference during start-up.
Kind regards,
Martin