For the Mega, the port is 4, and the debug code is here:
Binary sketch size: 17754 bytes (of a 258048 byte maximum)
C:\Documents and Settings\astro\My Documents\Ardunio\hardware/tools/avr/bin/avrdude -CC:\Documents and Settings\astro\My Documents\Ardunio\hardware/tools/avr/etc/avrdude.conf -v -v -v -v -patmega2560 -cstk500v2 -P\.\COM4 -b115200 -D -Uflash:w:C:\DOCUME~1\ASTRO~1\LOCALS~1\Temp\build239277540379715512.tmp\Webserv.cpp.hex:i
avrdude: Version 5.4-arduino, compiled on Oct 11 2007 at 19:12:32
Copyright (c) 2000-2005 Brian Dean, http://www.bdmicro.com/
System wide configuration file is "C:\Documents and Settings\astro\My Documents\Ardunio\hardware/tools/avr/etc/avrdude.conf"
Using Port : \.\COM4
Using Programmer : stk500v2
Overriding Baud Rate : 115200
avrdude: ser_open(): setting dtr
avrdude: Send: . [1b] . [01] . [00] . [01] . [0e] . [01] . [14]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [02] . [00] . [01] . [0e] . [01] . [17]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [03] . [00] . [01] . [0e] . [01] . [16]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [04] . [00] . [01] . [0e] . [01] . [11]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [05] . [00] . [01] . [0e] . [01] . [10]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [06] . [00] . [01] . [0e] . [01] . [13]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [07] . [00] . [01] . [0e] . [01] . [12]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [08] . [00] . [01] . [0e] . [01] . [1d]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [09] . [00] . [01] . [0e] . [01] . [1c]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [0a] . [00] . [01] . [0e] . [01] . [1f]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [0b] . [00] . [01] . [0e] . [01] . [1e]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [0c] . [00] . [01] . [0e] . [01] . [19]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [0d] . [00] . [01] . [0e] . [01] . [18]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [0e] . [00] . [01] . [0e] . [01] . [1b]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [0f] . [00] . [01] . [0e] . [01] . [1a]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [10] . [00] . [01] . [0e] . [01] . [05]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [11] . [00] . [01] . [0e] . [01] . [04]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [12] . [00] . [01] . [0e] . [01] . [07]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [13] . [00] . [01] . [0e] . [01] . [06]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [14] . [00] . [01] . [0e] . [01] . [01]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [15] . [00] . [01] . [0e] . [01] . [00]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [16] . [00] . [01] . [0e] . [01] . [03]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [17] . [00] . [01] . [0e] . [01] . [02]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [18] . [00] . [01] . [0e] . [01] . [0d]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [19] . [00] . [01] . [0e] . [01] . [0c]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [1a] . [00] . [01] . [0e] . [01] . [0f]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [1b] . [00] . [01] . [0e] . [01] . [0e]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [1c] . [00] . [01] . [0e] . [01] . [09]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [1d] . [00] . [01] . [0e] . [01] . [08]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [1e] . [00] . [01] . [0e] . [01] . [0b]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] . [1f] . [00] . [01] . [0e] . [01] . [0a]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] [20] . [00] . [01] . [0e] . [01] 5 [35]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] ! [21] . [00] . [01] . [0e] . [01] 4 [34]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Send: . [1b] " [22] . [00] . [01] . [0e] . [01] 7 [37]
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: Recv:
avrdude: stk500v2_getsync(): can't communicate with device: resp=0x01
AVR Part : ATMEGA2560
Chip Erase delay : 9000 us
PAGEL : PD7
BS2 : PA0
RESET disposition : dedicated
RETRY pulse : SCK
serial program mode : yes
parallel program mode : yes
Timeout : 200
StabDelay : 100
CmdexeDelay : 25
SyncLoops : 32
ByteDelay : 0
PollIndex : 3
PollValue : 0x53
Memory Detail :
Block Poll Page Polled
Memory Type Mode Delay Size Indx Paged Size Size #Pages MinW MaxW ReadBack
eeprom 65 10 8 0 no 4096 8 0 9000 9000 0x00 0x00
Block Poll Page Polled
Memory Type Mode Delay Size Indx Paged Size Size #Pages MinW MaxW ReadBack
flash 65 10 256 0 yes 262144 256 1024 4500 4500 0x00 0x00
Block Poll Page Polled
Memory Type Mode Delay Size Indx Paged Size Size #Pages MinW MaxW ReadBack
lfuse 0 0 0 0 no 1 0 0 9000 9000 0x00 0x00
Block Poll Page Polled
Memory Type Mode Delay Size Indx Paged Size Size #Pages MinW MaxW ReadBack
hfuse 0 0 0 0 no 1 0 0 9000 9000 0x00 0x00
Block Poll Page Polled
Memory Type Mode Delay Size Indx Paged Size Size #Pages MinW MaxW ReadBack
efuse 0 0 0 0 no 1 0 0 9000 9000 0x00 0x00
Block Poll Page Polled
Memory Type Mode Delay Size Indx Paged Size Size #Pages MinW MaxW ReadBack
lock 0 0 0 0 no 1 0 0 90