I am not seeing a problem.
You've got the WP/ & Hold/ lines high.
You've got CS/ switching Hi/Lo as needed.
You've got the WriteEnable register set.
You have 4 bytes with each transfer (command, address, address, data).
You have enough time for the writes to complete.
You could try reading the status registers, check the ready bits.