ADC0 results were consistently about 10 LSBs high compared to other ADC channels. Programming RSTDISBL brought ADC0 back into spec as well as preventing a voltage <= Vrst from resetting the chip.
Please enter a valid email to subscribe
We need to confirm your email address.
To complete the subscription, please click the link in the
email we just sent you.
Thank you for subscribing!
via Egeo 16