Offline
Newbie
Karma: 0
Posts: 48
|
 |
« on: December 09, 2012, 06:14:55 am » |
// SCK, MOSI and SS as outputs DDRB |= (1<<2)|(1<<3)|(1<<5);
SPCR |= (1<<MSTR); // Set as Master SPCR |= (1<<SPR0)|(1<<SPR1); // divided clock by 128 SPCR |= (1<<SPE); // Enable SPI
After this configuration on ATMega328, I'm able to send data. However, I don't need SS pin, in fact I'm using SS pin as GPIO and if I configure ONLY SCK and MOSI, data is not going out. Is there any way to make SPI work without SS pin? I'm simply connecting Master SPI to USI in two wire mode, totally no need in SS.
|
|
|
|
|
Logged
|
|
|
|
|
Global Moderator
Boston area, metrowest
Online
Brattain Member
Karma: 240
Posts: 16431
Available for Design & Build services
|
 |
« Reply #1 on: December 09, 2012, 10:13:19 am » |
SS must be set as output pin on the master and an input pin on the slave per the Atmel datasheet. The master may then use another pin as the SS out to the slave, or not, but SS must be an output. If SS is not set as output, it must remain high on the master device:
19.3 SS Pin Functionality 19.3.1 Slave Mode When the SPI is configured as a Slave, the Slave Select (SS) pin is always input. When SS is held low, the SPI is activated, and MISO becomes an output if configured so by the user. All other pins are inputs. When SS is driven high, all pins are inputs, and the SPI is passive, which means that it will not receive incoming data. Note that the SPI logic will be reset once the SS pin is driven high. The SS pin is useful for packet/byte synchronization to keep the slave bit counter synchronous with the master clock generator. When the SS pin is driven high, the SPI slave will immediately reset the send and receive logic, and drop any partially received data in the Shift Register. 19.3.2 Master Mode When the SPI is configured as a Master (MSTR in SPCR is set), the user can determine the direction of the SS pin. If SS is configured as an output, the pin is a general output pin which does not affect the SPI system. Typically, the pin will be driving the SS pin of the SPI Slave. If SS is configured as an input, it must be held high to ensure Master SPI operation. If the SS pin is driven low by peripheral circuitry when the SPI is configured as a Master with the SS pin defined as an input, the SPI system interprets this as another master selecting the SPI as a slave and starting to send data to it. To avoid bus contention, the SPI system takes the following actions: 1. The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result of the SPI becoming a Slave, the MOSI and SCK pins become inputs. 2. The SPIF Flag in SPSR is set, and if the SPI interrupt is enabled, and the I-bit in SREG is set, the interrupt routine will be executed. Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists a possibility that SS is driven low, the interrupt should always check that the MSTR bit is still set. If the MSTR bit has been cleared by a slave select, it must be set by the user to re-enable SPI Master mode.
|
|
|
|
|
Logged
|
|
|
|
|
Offline
Newbie
Karma: 0
Posts: 48
|
 |
« Reply #2 on: December 09, 2012, 12:15:01 pm » |
Thanks,
In SPI Master mode I can't use MISO pin as GPIO pin? Seems there is nothing about it in documentation. Basically I am using only MOSI and SCK pins.
|
|
|
|
|
Logged
|
|
|
|
|
Global Moderator
Boston area, metrowest
Online
Brattain Member
Karma: 240
Posts: 16431
Available for Design & Build services
|
 |
« Reply #3 on: December 09, 2012, 12:39:32 pm » |
MISO is committed for SPI operation, expecting data back from slave. Read more in 19.0
|
|
|
|
|
Logged
|
|
|
|
|
Offline
Newbie
Karma: 0
Posts: 48
|
 |
« Reply #4 on: December 09, 2012, 12:42:28 pm » |
Then I guess will have to use SPI bit banging.
|
|
|
|
|
Logged
|
|
|
|
|
Global Moderator
Boston area, metrowest
Online
Brattain Member
Karma: 240
Posts: 16431
Available for Design & Build services
|
 |
« Reply #5 on: December 09, 2012, 12:52:39 pm » |
Guess you're more concerned with IO count than speed?
|
|
|
|
|
Logged
|
|
|
|
|
Offline
Newbie
Karma: 0
Posts: 48
|
 |
« Reply #6 on: December 09, 2012, 12:55:55 pm » |
Yes, I've already used shift registers and running out of pins on ATMega328P. All I have to send is 8 bit data once in 1-2 seconds. I have SPI(ATMega328)->USI(ATTiny45) in two wire mode.
|
|
|
|
|
Logged
|
|
|
|
|
Global Moderator
Boston area, metrowest
Online
Brattain Member
Karma: 240
Posts: 16431
Available for Design & Build services
|
 |
« Reply #7 on: December 09, 2012, 04:30:09 pm » |
Sounds like you need a little more chip - Atmega1284. 32 IO. Dual Serial. 16K SRAM  Bare boards available for $5 mailed via USPS. PL & schematic here http://www.crossroadsfencing.com/BobuinoRev17/
|
|
|
|
|
Logged
|
|
|
|
|
Offline
Newbie
Karma: 0
Posts: 48
|
 |
« Reply #8 on: December 09, 2012, 04:38:46 pm » |
Interesting. But Atmega1284 is around ~$8-10 USD for one and Atmega328P is $2-3 USD. For just prototyping I don't care, but for mass production, say from 100-200 pcs, it makes difference. I think I can(have to) manage to fit into 328P )
|
|
|
|
|
Logged
|
|
|
|
|
Global Moderator
Boston area, metrowest
Online
Brattain Member
Karma: 240
Posts: 16431
Available for Design & Build services
|
 |
« Reply #9 on: December 09, 2012, 04:50:49 pm » |
Qty 100: $4.61 for ATMega1284P-PU at mouser.com
100: $4.06 for Atmega324p-pu, same 40 pin dip, 32K of memory like a '328P. 100: $3.27 for TQFP package.
How much is the extra expanders & stuff pricing up, plus extra installation time, programming, decoupling caps, etc? Everything becomes a tradeoff.
328P-PU: 100: $1.76 328P-AU: 100: $1.73
|
|
|
|
|
Logged
|
|
|
|
|
Offline
Newbie
Karma: 0
Posts: 48
|
 |
« Reply #10 on: December 09, 2012, 04:58:29 pm » |
mouser.com is something new for me. My source used to be aliexpress. Never thought Europe(US?) prices can beat China. Interesting and strange. Will have to check and agree if this is the real difference then worth to switch. Thanks
|
|
|
|
« Last Edit: December 09, 2012, 05:01:56 pm by acid »
|
Logged
|
|
|
|
|
|