As pointed out elsewhere, you don't "solve" for VDS, you merely ensure you use a logic level FET which saturates at 4V VGS or less.
As pointed out elsewhere, you don't "solve" for VDS, you merely ensure you use a logic level FET which saturates at 4V VGS or less.