It's just naming convention for interface signals.
You just use Verilog or VHDL with specific module interface that their upcoming web tool supports.
You can create FPGA image from scratch or use github templates for creating your own bitstream and library for arduino. For this you need Quartus Prime or Quartus Prime Lite.