PapaG:
ADC0 results were consistently about 10 LSBs high compared to other ADC channels. Programming RSTDISBL brought ADC0 back into spec as well as preventing a voltage <= Vrst from resetting the chip.
The reset pin has an internal pullup resistor on it. That was probably causing the offset.