No the gate threshold is when the FET starts to conduct not when it is fully on.
The important figure is the gate voltage they quote with the Ron figure.
It sounds like you have not got a logic level FET.
No the gate threshold is when the FET starts to conduct not when it is fully on.
The important figure is the gate voltage they quote with the Ron figure.
It sounds like you have not got a logic level FET.