Audio delay/echo project

Ok, looking at the I2S spec:

"As shown in Figure 1, the bus has three lines:
• continuous serial clock (SCK);
• word select (WS);
• serial data (SD);
and the device generating SCK and WS is the master."
that looks more like SPI to me with the slave select line not really used, a left/right line being used instead.