Basically the resistance between the drain and source is controlled by the voltage on the gate. So once you take the gate higher than the turn on voltage (this varies with different types of FET) the resistance will be small, typically less that half an ohm (0.5R).
I need a schematic to drive the CCFL
You will have to be a bit more specific about what CCFL you are using as drive requirements are different on different devices.