Maximum number of shift registers cascading (TPIC6B595)

[PaulRB]

i'm pretty sure these buffers apply a tiny delay

Absolutely true. But that delay is insignificant compared to the delay caused to the data line by passing through a dozen shift register chips!