Maximum number of shift registers cascading (TPIC6B595)

mc74ac125 was selected as the buffer for its high drive capability and low propagation delay.

At 8 MHz, positive clock edges are 130nS apart, so having 5 buffers of delay means that the max delay introduced is ~ 50nS, so all transitions are done before the next positive edge occurs.