Optimize "Software-SPI-Slave-Mode" ISR

Once the clock stops, you are stuck in one of the while loops depending on clock polarity. The master stops the clock and then raises SS.