Problem uploading sketch in verify phase

Does verify work from the IDE if you enable verbose output?