Problem uploading sketch in verify phase

Please upload from the IDE with verbose output enabled and post the output. Use
</mark> <mark>[code]</mark> <mark>

</mark> <mark>[/code]</mark> <mark>
tags when posting. If the output is too big it can be attached as a text file.