Shift Register 595 Library

Slow rising shouldn't considered as problem if RC is calculated correct.
Here is two things:

  1. register in has hysteresis to guarantee that there isn't any debounce.
  2. RCK rise should be delayed from SRCK, this guarantees that all data is send correctly.