You are inferring that from something in the data sheet? I see no mention of hysterisis.
Nor a minimum rise time on the clock signals, only that the testing was done with <=10nS rise & fall times.
So maybe it doesn't matter, as long as the current into the cap is limited to not overstress the pin driving the serial clock line.