SPI_CLOCK_DIV and internal oscillator

You're right. ±5% is a reasonable practical limit. Beyond that it becomes increasingly difficult to differentiate between the last bit and the stop bit. Guess I shouldn't believe everything I read on the internet. :wink: (or I should do a better job of remembering the details)