Q is the MOSFET, logic level, Low Rds P-channel or N-channel.
I could see adding open collector NPN then to pull the gate low.
