From looking at the schematic, D7 and D10-11-12 are the control lines behind the shift register output clock and the muxes enable lines.
If you can break those and use 1 or 2 other control signal to select which board sees the signals, with AND gate to select where D7 goes and a OR gate select where the other 3 go, you should be all set.