Does anyone know how the pin modes are defined in the FPGA? I was having problems with a sketch that interfaces with the NINA chip. I finally tried changing the pin mode assigned to an output from FPGA.pinMode(x,OUTPUT) to FPGA.pinMode(x,4) and that fixed my issue. Problem is, I don't know what mode 4 really means and I am struggling to find the definitions anywhere in the Vidor libraries. Thank you.
This topic was automatically closed 180 days after the last reply. New replies are no longer allowed.